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[57] ABSTRACT
A system for automatically inspecting an integrated
circuit, including a device for shining a scanning nar-
row light beam at an integrated circuit to be inspected
and another light beam at an accepted integrated cir-
cuit, a pair of photo-detectors that receive light re-
flected from these integrated circuits, and a compar-
ing system compares the outputs of the photo-
detectors.
15 Claims, 4 Drawing Figures
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AUTOMATIC VISUAL INSPECTION SYSTEM FOR rived from the standard chip is compared with the re-
MICROELECTRONICS flectance data derived from the test chip in a unique
_ _v .^ circuit arrangement which generates a correlation co-
ORIGIN OF THE INVENTION
 efficient for ^ difference Between two vector fields,
The invention described herein was made in the per- 5 A and B, where the vector A is derived by scanning
formance of work under a NASA contract and is sub- over a discrete portion of the test chip and the vector
ject to the provision of Section 305 of the National B is derived by scanning over a corresponding portion
Aeronautics and Space Act of 1958, public Law of the reference chip in unison. The correlation coeffi-
85-568 (72 Stat., 435; 42 USC 2457). cient is the cosine of the angle between A and B. A
BACKGROUND OF THE INVENT.ON »
This invention relates to apparatus and methods for test or the test chip is then derived. Then a cross-
inspecting microelectronic circuits and more particu- correlation is performed between the difference (A-B)
larly to improvements therein. with the test chip vector A, and also with the reference
Microelectronic circuits such as integrated circuit 1 5 chip vector B. This results in further increasing the sen-
chips often must be visually inspected for defects that sitivity to small differences between the two. The corn-
can lead to early failure. Microscopic inspection of a putation circuitry produces an output which represents
single integrated circuit can require many hours, which the indicated difference. This is compared with a
results in high cost and in the possibility of error arising threshold to produce a signal indicating acceptance or
from operator fatigue. Automatic inspection of a chip 20 non-acceptance.
would be preferrable. However, it can only be achieved The novel features of the invention are set forth with
by scanning a test chip with a small scanning spot while particularity in the appended claims. The invention will
scanning a master chip which has been previously best be understood from the following description
found to be free of defects with a similarly dimensioned when read in conjunction with the accompanying draw-
spot, and by comparing the light reflected from the two 25 ings.
chips. However, an extremely small scanning spot is re- DESCRIPTION OF THE DRAWINGS
quired, such as one which is one-tenthousandth inch in BKItF DESCRIPTION Oh 1 HE DRAWINGS
diameter, and it is necessary that the scanning spots on FIG. 1 is a simplified view of a visual inspection sys-
the two chips vary almost identically in position and in- tern constructed in accordance with my present inven-
tensity. This normally requires that light from a single 30 tion;
scanning source be utilized, which must be divided into FIG. 2 is a more detailed view of the system of FIG.
separate beams for scanning the separate chips, and in 1;
which the reflected beams must be detected. Also, the FIG. 3 is a simplified view of a visual inspection sys-
detecting system must be capable of detecting ex- tern constructed in accordance with another embodi-
tremely small variations between two chips. 35 ment of the invention;
SUMMARY OF THE ,NVENT,ON
DESCR,PT,ON „ 'THE PREFERRED
which splits a single beam into two substantially identi- EMBODIMEN I
cal beams. These beams are directed at a chip to be in- FIG. 1 illustrates a system for inspecting a test chip
spected and at a master chip. The two beams which are 10 by shining light at it from a light source 12 and by
reflected are then detected on separate photo- detecting reflected light on a photo-detector 14. The
detectors. The system thus far described includes a light from the light source 12 passes through an initial
light source which shines a light beam onto a mirror ar- lens 16 and past a scanning mirror 18 that directs the
rangement which provides a scanning pattern. The light in a scanning raster pattern within a wide range of
scanning light beam is then applied to a polarizing angles with respect to the optical axis 20. Light from
beam-splitter that divides the incoming beam into two the scanner 18 is directed onto a partially transmitting
beams of mutually perpendicular directions of polariza- and partially reflecting mirror 22 which reflects the
tion. One of the polarization component beams emerg- light towards a focusing or objective lens 24 positioned
ing from the beamsplitter passes through a quarter in front of the test chip 10. The objective 24 forms the
wave retardation plate and focusing lens onto a test light into a small diameter scanning spot 26s lying at
chip, while the other polarization component beam the surface of the test chip. Light reflected from the
passes through a different quarter wave plate and lens test chip is collected by the objective 24 and directed
onto a master chip which is free of defects. Light re- through the partially transmitting mirror 22 towards
fleeted from each of the chips passes back through thie the photo-detector 14. A detector lens 28 positioned in
lens and quarter wave plate and back to the polariza- front of the photo-detector concentrates the reflected
tion beamsplitter which combines the beams into an light beam onto the detector. The detector 14, gener-
emerging beam. The emerging beam passes through a „. ates a current, in response to the light, which is deliv-
second polarization beamsplitter which divides the two ered to a comparing system 30.
components, directing them onto different photo- The comparing system 30 also receives signals from
detectors. The outputs of the two' photo-detectors are a test signal generator 32. The generator 32 produces
delivered to a comparing system which generates an signals similar to those which would be produced by an
output indicating whether or not the test chip is accept- . . acceptable test chip. The comparing system 30 corn-
able. ' pares the signals resulting from light reflected from the
A preferred comparing system, in accordance with test chip 10, with signals representing an acceptable
this invention, is one wherein the reflectance data de- chip produced by the generator 32, to produce an out-
3,909,602
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put at 34. The output 34 indicates the degree of corre- grated circuit chips. Light passing through the initial
spondence of the signals derived from the test chip with lens 16 is reflected by a mirror 54, which is utilized to
those of the acceptable chip. The output at 34 can be enable visual inspection as will be described below and
a simple indication of whether the test chip is accept- to deflect the beam to the mirror scanner. The light
able or not, or may indicate the types and magnitudes 5 then enters a mirror scanner 18 which includes two
of errors in the test chip. The comparing system 30 is mirrors 56, 58, one slowly pivoting back and forth to
preferably a computer which is programmed to com- produce an X scan, and the other rapidly pivoting up
pare signals representing many spots of the chips, and down to produce a Y scan, the two mirrors produc-
rather than a device that merely makes a point-by-point ing a complete rectangular scanning raster or other
comparison. A point-by-point comparison is often not 10 programmable scanning pattern.
satisfactory because of misalignments that may occur Light from the mirror scanner 18 passes through a
or because some differences such as the degree of portion of a scan lens 60 which is part of a scan lens sys-
sharpness of detail edges or variability of data due to tern that also includes lenses 68 and 78 and into a po-
surface roughness, may be differences that should not larizing beamsplitter 62.
be flagged as defects. However, a point-by-point com- 15 The beamsplitter 62 includes a thin film 64 which has
parison can be useful in some circumstances. A pre- the property of acting as a polarizer as well as a beam-
ferred arrangement for such a computer is described splitter. The film 64 deflects vertically polarized corn-
subsequently herein. ponents of incident light while transmitting horizontally
The initial lens 16 is positioned so that it focuses light polarized components. The horizontally polarized com-
from a point light source 12 onto an image plane 36 20 ponents form a component beam 66 emerging from the
which lies in front of the objective 24. The objective 24 polarizer, which passes through a portion of the scan
is positioned so that a scanning spot focused at the lens 68, is deflected by a mirror 70, passes through a
image plane 36 is focused onto the test chip 10. The quarter-wave retardation plate 72, and passes through
distance DI between the image plane 36 and objective the objective 24 to the test-chip 10. The test chip 10 is
24 is much larger than the distance D2 between the ob- 25 held on a microscope stage support 74 that permits fine
jective and test chip 10, and may be, for example, 10 adjustment of the test chip position. The vertically po-
times as large. As a result, the size of the scanning spot larized components of the light beam 61 that enters the
26s is one-tenth the size of the image formed at the polarizer beamsplitter are reflected and emerge as a
image plane 36, and the dimensions of the scanning ras- vertically polarized component beam 76. This compo-
ter at the test chip is one-tenth the dimensions of the 30 nent beam 76 passes through a portion of the scan lens
scanning raster at the image plane 36. This permits a 78, is reflected by a mirror 80, and passes through a
scanning mirror system 18 to be utilized which is of quarter-wave retardation plate 82. The beam-76 is then
moderately large size, to facilitate it's fabrication, and reflected by another mirror 85, and passes through the
yet permits a very small scanning raster and very small objective 84 before arriving at the master chip 50. The
scanning spot size to be utilized for the test chip. A typ- 35 master chip is also held on a microscope stage support
ical integrated circuit chip may have a surface which is 86. The scanning beams incident on the test and master
0.2 inch by 0.2 inch and, it may require a scanning spot chips 10, 50 are reflected therefrom and pass back to
of 0.0001 inch to achieve the required degree of resolu- the polarizing beamsplitter 62.
tion. The optical system which reduces the scanning The purpose of the quarter-wave retardation plates
spot size and scanning raster size, facilitates the scan- 72, 82 is to impart a 45 degree rotation, or phase dis-
ning of the chip. The system is also useful in permitting placement, to their respective beams. Thus, for exam-
a focusing lens or objective 24 to be utilized between pie, the vertically polarized component beam 66 under-
the test chip 10 and partially transmitting mirror 22. An goes a 45° rotation in passing through the plate 72 to
objective lens is required between them in order to col- the test chip. Also, light reflected from the test chip and
lect light reflected from the test chip 10 so that a large • passing upwardly through the plate 72 undergoes a sec-
portion of the reflected light can be directed onto the ond 45° rotation. As a result, the component beam 66
photo-detector 14. The system permits the objective 24 is rotated a total of 90° so that it is converted to a hori-
to be present, by utilizing this lens in the generation of zontally polarized beam when it reenters the polarizing
the scanning raster. beamsplitter 62. This vertically polarized beam is re-
A number of different systems can be utilized for the fleeted by the film 64 of the polarizing beamsplitter and
test signal generator 32 which generates the signals cor- is directed upwardly therefrom. In a similar manner,
responding to those that would be generated by a de- the other quarter-wave retardation plate 82 converts
feet-free integrated circuit. One test signal generator the vertically polarized component beam 76 to a verti-
can be produced by recording the signals from the cally polarized beam, after reflection from the master
photo-detector 14 when the test chip 10 is an accept- " chip, so that the reflected component beam can pass
able master chip. The recorded signals are played back through the beamsplitter 62. The two polarization corn-
in synchronism with the scanning of the test chip. An- ponents therefore form a recombined beam 90 that
other test signal generating system is provided by pro- emerges from the polarization beamsplitter 62. It may
viding a system for simultaneously scanning a master be noted that the quarter-wave retardation plates 72,
chip. FIG. 2 illustrates a system wherein the test signal 82 not only permit recombination of the beams after
generator 32 includes apparatus for scanning a master reflection, but also result in circularly polarized light
chip 50 and detecting the light reflected from it. The being incident on both integrated circuit chips. Scan-
apparatus of FIG. 2 includes a light source I2a whose ning with circularly polarized light largely eliminates
light output passes through a pinhole plate 52 prio, to
 6<. difficulties associated with preferential polarization ef-
reaching the initial lens 16. The pinhole plate 52 is uti- fects.
lized to produce an accurate point source of light to en- The combined beam 90 that emerges from the beam-
able the generation of a small scanning spot at the inte- splitter 62 passes through a second lens 92, is reflected
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by a mirror 94, passes through another lens 96, and en-
ters a second polarizing beamsplitter 98. The beam-
splitter 98 is similar to the polarizing beamsplitter 62,
except that it is of a smaller size. The horizontally po-
larized component of the emerging beam 90, which
represents light reflected from the test chip 10, passes
through the polarizing beamsplitter 98, and through the
collecting lens 28 onto the photo-detector 14. The ver-
tically polarized component of the emerging beam 90,
which represents light reflected from the master chip
50, is reflected by the beamsplitter 98, and then passes
through a lens 100 onto another photo-detector 102.
The outputs of the two photo-detectors are sensed by
the comparing system 30, which is shown as including
a difference amplifier 104 whose output 34 represents
the difference between the electrical signals generated
by the two photo-detectors 14, 102.
The use of a scanner 18 to create a scanning raster,
and a polarizing beamsplitter 62 to direct different po-
larization components in different directions, results in
the need for a scanning lens 60. The lens 60 directs
light from the scanner 18 into a direction parallel to the
optical axis of the system. This is necessary because the
thin film 64 which splits the beam according to the po-
larization components, is sensitive to the direction of
the incident beam. The scanner 18 reflects the light
beam 61 over a wide range of angles with respect to the
optical axis, such as 25° from the axis, and if such a
beam were directly incident on the polarizing beam-
splitter then the amount of light transmitted and re-
flected would vary with the scan position. The lens 60,
however, directs all of the light rays approximately par-
allel to the optical axis so that the proportion of trans-
mitted and reflected light at the beamsplitter 62 re-
mains substantially constant. It may be noted that light
entering the polarizing beamsplitter may be slightly
convergent as illustrated in FIG. 1, but the convergence
angle is so small that it has a negligible effect.
The inspection system includes devices for permit-
ting direct visual inspection of the integrated circuit
chips. The system includes a floodlight 110 which can
illuminate the two circuit chips 10, 50 by removing the
mirror 94. The floodlight 110 will then illuminate both
chips in the same manner as the scanning beam, be-
cause the polarizing beamsplitter 62 and lens 92 are bi-
directional and symmetrical. A low magnification
viewer 112 can be used to view the chips by moving a
pellicle mirror 114 into the optical path to reflect light
through the viewer. A rotatable polarizer 116 is pro-
vided in front of the viewer 112. An operator can view
either chip by rotating the polarizer 116 so that it al-
lows only light from one of the chips to reach the
viewer 112. A similar high magnification viewer 118
and polarizer 120 permits viewing of either chip at a
high magnification. The polarizers 116, 120 can be re-
moved, or can be rotated to positions wherein they per-
mit light from both test chips to be seen, to permit
alignment of the chips by viewing the superimposed
chips.
FIG. 3 illustrates another viewing system constructed
in accordance with the invention, which utilizes para-
bolic mirrors in place of portions of the scan lenses in
order to simplify the system. It may be noted that al-
though a single lens symbol is shown for each lens such
as 60 and 92, the lenses typically include numerous lens
components and are generally complex and expensive.
The system of FIG. 3 includes the light source 12a and
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pinhole 52, a scanner 18, and a parabolic reflector 121
for directing light from the scanner into paths parallel
to the optical axis 122 of the system. The reflector 121
has a focal point at the scanner 18, so that all light rays
originating from a scanner 18 are reflected parallel to
the optical axis 122. The light enters a beamsplitter 62
where the horizontal components pass towards the test
chip 10 and the vertical components are reflected
towards the master chip 50. The horizontal compo-
nents are reflected by a mirror 70, pass through a quar-
ter-wave retardation plate 72 and objective 24 onto the
test chip. The rays reflected at the beamsplitter pass
through a quarter-wave plate 82 and an objective 84 to
the master chip 50. The polarization components re-
flected from the test chip and master chip return to the
polarization beamsplitter 62 and pass to another para-
bolic mirror 124. Light from the mirror 124 passes
through a lens 96, through another polarizing beam-
splitter 98, and is directed onto the two photo-
detectors 14, 102. Direct viewing can be performed by
the use of partially transmitting (but non-polarizing)
beamsplitters 126, 128 that reflect light from the chips
onto a viewer 130. Simultaneous viewing and scanning
can be realized by scanning at light wave length A, , and
providing an appropriate band pass filter for \i at the
detector assembly (ahead of beamsplitter 98). Broad
band illumination may be introduced at 126 and 128 so
that 130 can see a large portion of the test, or master
chip and the scanning spot simultaneously.
The apparatus of FIG. 3 provides for the substitution
of a mask 140 in place of the master chip 50. Any of
the masks used in the diffusion or metalization steps
employed in the production of the integrated circuit, or
a photographic replica of such a mask, is utilized in
place of the reference or master chip. The use of such
a mask permits inspection of an integrated circuit chip
after it is only partially completed, so that inspections
may be made to permit the rejection of defective chips
prior to the performance of further fabrication work on
them. The use of masks also eliminates the need for a
master chip which has to be painstakingly visually in-
spected. The mask typically has apertures correspond-
ing to the deposited material on the test chip. A uni-
formly reflecting surface can be positioned behind a
mask 140, or the computer which compares the out-
puts of the two detectors 14, 102 can be programmed
to account for the fact that the signals representing
light from the mask and test chip are complementary
rather than the same.
Thus, the invention provides a system for the visual
or optical inspection of microelectronic circuits by
comparing the output of a photo-detector which senses
light reflected from the test circuit with signals corre-
sponding to light that would be reflected from a defect-
free circuit of the same type. A system can include a
polarizing beamsplitter for dividing a scanning beam
into different polarization components that are respec-
tively directed onto a test chip and a master or defect-
free chip, so that light from the different chips can be
later separated by a second polarizing beamsplitter for
detection by different photo-detectors. A telecentric
lens means is positioned between the scanner and po-
larizing beamsplitter so that the light enters the beam-
splitter at a constant angle throughout the limits of the
scanning raster. The scanning spot at each integrated
circuit chip is produced by forming a light spot at an
image plane in front of an objective lens, and by utiliz-
3,909,602
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ing an objective lens which focuses a spot at the image being processed would be minimized, and computing
plane onto the chips. The objective lens also serves to requirements would be simplified. The probability of
gather light reflected from the chip for detection by a finding small faults would be enhanced. It might then
photo-detector. be possible to perform the necessary arithmetic opera-
A preferred arrangement for a system for comparing 5 tions either in analogue or digital form using 1C mod-
the two reflectance beams will now be discussed. In the ules instead of by use of a high cost computer.
discussion that follows, the reflectance data obtained An improved algorithm, in accordance with this in-
by scanning a portion of a line, a whole line, or a series vention, which eliminates some of the shortcomings of
of lines, is treated as a vector quantity. Thus, vector A the above effects, is a cross-correlation between the
is derived by scanning over some discrete portion of the 10 difference between the two vector fields A and B and
sample or test chip and vector B is derived by scanning the suspect vector field, which is the test chip. This may
in identical fashion, and in unison, over a correspond- be stated as:
ing portion of the reference chip. Another way of stat-
ing this is that if we are going to scan a 2 X 2 region of
a test chip for vector A, having values '5
["'"'II a, a, I
L J
*s(A-B) • A ±/^
~\7~, „. i -i — cos <3 = correlation coefficient . (2)\(A-B) \A\ y^
20 Sensitivity to small differences is increased, since the
then we will similarly scan a 2 X 2 region of the refer- test comparison is made against the test chip rather
ence chip „ than between two very similar chips, the reference and
test chips.
A logical extension of the approach is to cross-
25 correlate the difference (A-B) with test chip vector A,
and also with reference chip vector B. This may be
stated as:
for vector B.
The correlation coefficient between the two fields of
the vectors A and B can be expressed as their normal-
 A_B
ized inner product: (.A-B) • A _
\{A-B)\ \A\ ~°
A ,c ^A~B< AB 35 H-B) B ./= U| |B[ ~ correlation coefficient (I) \(A-B)\ \B\ ~cos '^L (3)B ^-B
This is equivalent to saying cosine of angle between Sensitivity to small differences is further increased be-
40 cause two tests are made, one against the test chip and
the second against the reference chip. Computations
can be simplified by squaring the terms.
If the difference (A—B) correlates with vector A of
A & B = •v/ia»vife t tne test C'1'P to a 8reater degree than to vector B of the
45 reference chip and A is greater than B, then it is appar-
The scalar quantity thus obtained can be interpreted as ent that the anomaly is sited in the test chip and not in
a measure of similarity between A and B, similarity the reference chip. Conversely, if A is less than B then
being taken to mean that no significant defect or fault ^ an8le between the difference vector (A-B) and
exists, and the extent of dissimilarity may be taken as vector A » a8ain smaller «•»" ^ e *"& between
an indication of the presence of an anomaly which may 50 (A-0) and vector B- However, the dot product of the
or may not be significant depending upon some thresh- riiht hand "umber of equation (3) is greater than the
old criteria 'e^ and a negative resultant is obtained. Thus, the sign
This approach, however, does not provide a satisfac- of tne arithmetic difference between the correlation
tory solution when the differences between the vectors coefficience is a definite indicator of the source and na-
are very small. The surface portions represented by 55 ture of the difference between vector fields A and B,
vectors A and B are always very similar even in the and the magnitude of this value can be interpreted as
presence of faults and defects. Another drawback is a measure of disimilarity. It is possible to assign a
that it is not readily possible, using this detection algo- threshold which indicates the significance of the anom-
rithm to distinguish in which vector field the detected a'y ll is also possible to classify the defect. Thus, the
anomaly exists. Another test, such as the ratio of A and detection algorithm may be stated as
B must be made. Its most significant disadvantage is
that the detection technique is relatively insensitive to
small fields such as a matrix of (1 X2) and hence yields - _ ._ _
poor detection results when applied to integrated cir- ,, .^,/i-fl .A-B
cuit inspection. cos 1^ .A ~ cos «?C,fl = Pl (4)
It is apparent that if the sensitivity to small differ- '- J L J
ences could be increased, the number of data points
3,909,602
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Condition
.Case 1
Case 2
Case 3
Case 4
A<B
A>B
A>B
A<B
Fault
Location ± Output
B
A
B
A
Not required.
Positive
Not required.
Negative
B is reference
B is reference
The subtracter output is applied to a threshold
circuit 192. This circuit provides an output only
in the presence of a defect on the chip undergoing
test. The threshold circuit output is applied to an indi-
5 cator circuit 194 which, in response to the threshold
output, indicates acceptability or non-acceptability.
The threshold circuit can be any well known arrange-
ment for comparing voltages such as, a pair of differen-
tial amplifiers, one of which is biased positively and will
lively and does not produce an output unless its input
exceeds the negative threshold. Thus, a positive and/or
negative acceptability range can be sensed.
The mathematical terms generated by the circuits are
shown on the drawings. The circuits shown are well
known in the art.
There has accordingly been shown and described
herein a novel and useful system for producing a pair
of light beams for scanning integrated circuit chips, de-
tecting the light reflectance from these chips, and com-
paring them automatically and with a high degree of
precision to determine whether or not the chip under
test is acceptable.
What is claimed is:
1. In apparatus for inspecting a microelectronic cir-
cuit by directing a narrow light beam through a scan-
ning device so that the light beam describes a predeter-
Referring now to FIG. 4, there may be seen a block
diagram of a comparing system which comprises an ar-
rangement for implementing the algorithm. This com-
paring system may be used to replace the differential 10 not produce an output unless its input exceeds the posi-
amptifier 104, shown in FIG. 2. A photodetector 152
 tjve threshold, and the second amplifier is biased nega-
senses the reflectance from a test chip while a photode-
tector 154 senses the reflectance from the surface of a
reference chip. The photodetectors convert the re-
ceived signals to representative analogue signals. These 15
analogue signals may thereafter be converted to digital
signals and handled digitally, or may be maintained as
analogue signals and handled in' an analogue fashion.
However, the arithmetic processing is the same for
both. 20
The output of the detector 152, which is designated
as a(, is applied to a subtracter circuit 156, a multiplier
circuit 158, and to a squarer circuit 110. The output of
the photodetector 154, is similarly applied to the sub-
tractor circuit 156, a squarer circuit 162, and a multi- 25
plier circuit 164. The output of the photodetector 154,
is designated as b,. a\ and b{ are the values obtained at
each read point on the respective chip under test and
reference chip. The subtracter 156, provides, as its out-
put, the difference term, a(-b,. This is applied to the re- 30 mined scanning raster pattern at the microelectronic
spective multiplier circuits 158 and 164 and also to a circuit, and detecting the reflected light, the improve-
ment comprising
means for splitting the light emerging from the scan-
ning device into two light beam components that
travel in two different directions;
first and second circuit holding means respectively
positioned in the paths of the two beam compo-
nents, for respectively holding a reference micro-
electronic circuit device and a test microelectronic
40
The output of the multiplier circuit 158, [a((a(— hrf],
is applied to an integrator circuit 168. The output of
the squarer circuit 160 [a(2], is applied to an inte-
grator 170. The output of the squarer circuit 166 [(a t
— bt)2], is applied to an integrator 172. The output 45
of the. squarer circuit 162, O,2], is applied to an
integrator 174. The output of the multiplier circuit
164, [bi[at — bi)], is applied to an integrator curcuit
176. It will be appreciated that the outputs from all
of these integrators will comprise the integrals of all 50
of their inputs.
Integrator circuit 168 output, 2ai(a, — t f ) applied
to a squarer circuit 178. Integrator circuit 170 output,
[2X2] is applied to a multiplier circuit 180. Inte-
trator circuit 172 output, [2(a,- — bf)2], is applied to 55
the multiplier circuits 180 and 182. Integrator circuit
174 output, [Sfcf2], is applied to the multiplier circuit
182. Integrator circuit 176 output [26i(fli — f c i ) ] >
is applied to a squarer circuit 184. The outputs from
squarer circuit 166.
The multiplier circuit 158, in response to its inputs,
generates an output indicated as at (a~b,). The output
of the multiplier 164, in response to its inputs com- 35
prises the quantity b, (a,—bt). The output of the squarer
circuit 160 constitutes the quantity a,2. The output of
the squarer 162 constitutes the quantity b? and the out-
put of the squarer circuit 166 constitutes the quantity
the square circuit 178, [2a,(fl(-i,)]2, and the mul-
tiplier circuit 180 [Za??.(ai-bi)*] are applied to a
divider circuit 186. The outputs from the multiplier
circuit 182, (I.b?(a,-bi)2], and the squarer circuit
184, [Ibi(ai-bl)]'2, are applied to a divider circuit
188. The outputs from the divider circuits 186 and
188 are applied to a subtracter circuit 190 which
performs the subtraction shown in equation (4).
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circuit device to be inspected;
first and second light detectors;
means for directing light reflected from the surface
of each microelectronic circuit device in response
to being scanned by said light beam components,
onto a different one of the light detectors, each
light detector producing output signals representa-
tive of the light reflected from elemental areas of
said surfaces; and
comparing means connected to the two light detec-
tors for comparing said output signals and produc-
ing an output indicative of said comparison.
2. The improvement described in claim 1 wherein
said splitting means produces component beams of
mutually perpendicular directions of polarization,
and recombines the component beams after they
have been reflected from the two microelectronic
circuit devices, into an emerging beam; and
said directing means includes a second polarizing
beamsplitter positioned between the splitting
means and the light detectors for splitting the
emerging beam into two resplit beam components
of mutually perpendicular directions of polariza-
tion and for directing each of the two resplit beam
components onto a different one of the light detec-
tors.
3. In apparatus as recited in claim 1 wherein said
comparing means comprises
3,909,602
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means responsive to the output signals from said first
and second light detectors for respectively generat-
ing a first function signal representative of the
function
-B
[la, (ar-fci)
la? S(a,-fc,
A - B
where a, represents the output signals successively
provided by said first light detector and bt repre-
sents the output signals successively provided by
said second light detector,
means for subtracting the first function signal from
said second function signal to produce a difference
signal, and
means for determining whether or not the value of
said difference signal is acceptable whereby a de-
termination is provided as to whether or not said
test microelectronic circuit is acceptable.
4. In apparatus as recited in claim 3 wherein said
means for generating said first function signal includes
means for subtracting the output signals of said first
and second light detectors to produce a first differ-
ence signal,
means for multiplying the output signal of said first
detector with said first difference signal to produce
a first product signal,
means for squaring said first difference signal to pro-
duce a first squared signal,
means for squaring the output signal of said first de-
tector to produce a second squared signal,
means for integrating said first squared signal to pro-
duce a first integrated signal,
means for integrating said second squared signal to
produce a second integrated signal,
means for integrating said first product signal to pro-
duce a third integrated signal,
means for multiplying said first and second integrated
signals to produce a second product signal,
means for squaring said third integrated signal to pro-
duce a third squared signal, and
means for dividing said third squared signal by said
second product signal to produce said first function
signal.
5. In apparatus as recited in claim 4 wherein said
means for generating said second function signal in-
cludes
means for squaring the output signal of said second
light detector to provide a fourth squared signal,
means for multiplying said first difference signal with
the output signal of said second light detector to
provide a third product signal,
means for integrating said fourth squared signal to
produce a fourth integrated signal,
means for integrating said third product signal to pro-
duce a fifth integrated signal.
10
and a second function signal representative of the func-
tion
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means for multiplying said first integrated signal with
said fourth integrated signal to produce a fourth
product signal,
means for squaring said fifth integrated signal to pro-
duce a fifth squared signal, and
means for dividing said fourth product signal by said
fifth squared signal to produce said second func-
tion signal.
6. In apparatus for inspecting a microelectric circuit
by directing a narrow light beam through a scanning
device so that the light beam describes a predetermined
scanning raster pattern at the microelectronic circuit
and detecting the reflected light, the improvement
comprising
means for splitting the light emerging from the scan-
ning device into two light beam components that
travel in two different directions;
a circuit holding means positioned in the path of one
of said beam components for holding a test micro-
electronic circuit device to be inspected;
a mask having a pattern which is acceptable and sub-
stantially identical to that of a test microelectronic
circuit device to be inspected;
means for holding said mask in the path of the other
of said beam components,
first and second light detectors;
means for directing light reflected from the surface
of said test microelectronic circuit device and said
mask, in response to being scanned by said light
beam components, onto a different one of the light
detectors, each light detector producing output sig-
nals representative of the light reflected- from ele-
mental areas of said surfaces; and
comparing means connected to the two light detec-
tors for comparing said output signals and produc-
ing an output indicative of said comparison.
7. Apparatus for inspecting a.microelectronic circuit
comprising
light generating means for generating a first light
beam
a first polarizing beamsplitter means for producing
second and third mutually perpendicularly polar-
ized light beams in response to an impinging first
light beam;
light directing means for directing said first light
beam at said first polarizing beamsplitter means;
first and second circuit holders for respectively hold-
ing a reference microelectronic circuit and a test
microelectronic circuit which is to be inspected;
means disposed between said first polarizing beam-
splitter and each circuit holder for directing a dif-
ferent one of the polarized light beams on a corre-
sponding microelectronic circuit and for directing
the light beam back to the beamsplitter after reflec-
tion by the circuit, the beamsplitter being operative
to recombine the two light beams;
a quarter wave retardation plate interposed in the
path of each light beam between said first polariz-
ing beamsplitter and said respective first and sec-
ond circuit holders,
a second polarizing beamsplitter positioned in the
path of the recombined beam which emerges from
the first beamsplitter, for splitting the recombined
beam into fourth and fifth beams;
a pair of light detectors positioned to receive the
fourth and fifth beams, for generating representa-
tive electrical signals; and
13
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comparing means connected to the two light detec-
tors for comparing their outputs and producing an
indication of said comparison.
8. The apparatus described in claim 7 wherein
said light directing means includes scanning mirror
means for deflecting the light beam from the light
generating means within a range of angles, and a
parabolic mirror positioned between the scanning
means and the first polarizing beamsplitter for ori-
enting light from the scanning means so it travels
along a path parallel to a predetermined optical
axis, said scanning mirror being positioned at the
focus of the parabolic mirror.
9. Apparatus as recited in claim 7 wherein said com-
paring means comprises
means responsive to the output signals from said first
and second light detectors for respectively generat-
ing a first function signal representative of the
function
14
-Continued
A- B
and a second function signal representative of the func-
tion
10
. A - B
[2a,
~la,1
25
and a second function signal representative of the
function
A - B 30
[Ife, (af-b,) |»
Sfe,2 Ha,-*,)'
where a, represents the output signals successively -,?
provided by said first light detector and bt repre-
sents the output signals successively provided by
said second light detector,
means for subtracting the first function signal from
said second function signal to produce a difference
 40
signal, and
means for determining whether or not the value of
said difference signal is acceptable whereby a de-
termination is provided as to whether or not said
test microelectronic circuit is acceptable. 45
10. A system for comparing the surface of a test chip
with a reference chip comprising
means for generating a first and a second light beam,
including
means for moving said first and second light beams 50
in a scanning pattern, and
means for respectively directing said first and second
light beams in said scanning pattern at said test
chip and reference chip, whereby a first reflectance
beam is reflected from the surface of the test chip 55
and a second reflectance beam is reflected from
the surface of said reference chip,
a first and a second photo-detector,
means for respectively directing said first and second
reflectance beams at said first and second photode- 60
lectors which respectively produce first and second
output signals responsive thereto,
means responsive to said first and second output sig-
nals for respectively generating a first function sig-
nal representative of the function 65
A - B
, (ar-fci)l'
15
20
26,'
where a, represents said first output signals and bt
represents said second output signals,
means for subtracting the first function signal from
the second function signal to produce a difference
signal, and
means for determining whether the value of said dif-
ference signal is acceptable whereby said test chip
is determined as acceptable.
11. In a system for comparing the surface of a test
chip with a reference chip by shining two scanning light
beams at their respective surfaces to respectively pro-
duce a first and second reflectance beam, an improved
comparing system, comprising
a first and a second photo-detector,
means for respectively directing said first and second
reflectance beams at said first and second photode-
tectors which respectively produce first and second
output signals responsive thereto,
means responsive to said first and second output sig-
nals for respectively generating a first function sig-
nal representative of the function
and a second function signal representative of the func-
tion
.A- B
2/7,'
where a, represents said first output signals and b,
represents said second output signals,
means for subtracting the first function signal from
the second function signal to produce a difference
signal, and
means for determining whether the value of said dif-
ference signal is acceptable whereby said test chip
is determined as acceptable.
12. In apparatus as recited in claim 11 wherein said
means for generating said first function signal includes
means for subtracting the output signals of said first
and second light detectors to produce a first differ-
ence signal,
means for multiplying the output signal of said first
detector with said first difference signal to produce
a first product signal.
15
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means for squaring said first difference signal to pro-
duce a first squared signal,
means for squaring the output signal of said first de-
tector to produce a second squared signal,
means for integrating said first squared signal to pro- 5
duce a first integrated signal,
means for integrating said second squared signal to
produce a second integrated signal,
means for integrating said first product signal to pro-
duce a third integrated signal, 10
means for mutiplying said first and second integrated
signals to produce a second product signal,
means for squaring said third integrated signal to pro-
duce a third squared signal, and
means for dividing said third squared signal by said is
second product signal to produce said first function
signal.
13. In apparatus as recited in claim 11 wherein said
means for generating said second function signal in-
cludes 20
means for squaring the output signal of said second
light detector to provide a fourth squared signal,
means for multiplying said first difference signal with
the output signal of said second light detector to
provide a third product signal, 25
means for integrating said fourth squared signal to
produce a fourth integrated signal,
means for integrating said third product signal to pro-
duce a fifth integrated signal,
means for multiplying said first integrated signal with 30
said fourth integrated signal to produce a fourth
product signal,
means for squaring said fifth integrated signal to pro-
duce a fifth squared signal, and
means for dividing said fourth product signal by said 35
fifth squared signal to produce said second func-
tion signal.
14. In a system for comparing the surface of a test
chip with a reference chip by shining two scanning light
beams at their respective surfaces to respectively pro- 40
duce a first and second reflectance beam, an improved
comparing method comprising
generating a first and a second signal responsive to
said first and second reflectance beams,
subtracting said first and second signals to produce a 45
first difference signal,
multiplying said first signal with said first difference
signal to produce a first product signal.
50
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squaring said first difference signal to produce a first
squared signal,
squaring said first signal to produce a second squared
signal,
integrating said first squared signal to produce a first
integrated signal,
integrating said second squared signal to produce a
second integrated signal,
integrating said first product signal to produce a third
integrated signal,
multiplying said first and second integrated signals to
produce a second product signal,
squaring said third integrated signal to produce a
third squared signal,
dividing said third squared signal by said second
product signal to produce a first function signal,
squaring the second signal to provide a fourth
squared signal,
. multiplying said first difference signal with the sec-
ond signal to provide a third product signal,
integrating said fourth squared signal to produce a
fourth integrated signal,
integrating said third product signal to produce a fifth
integrated signal,
multiplying said first integrated signal with said
fourth integrated signal to produce a fourth prod-
uct signal,
squaring said fifth integrated signal to produce a fifth
squared signal,
dividing said fourth product signal by said fifth
squared signal to produce a second function signal,
and
subtracting said first function signal from said second
function signal to produce a signal indicative as to
whether said test chip compares favorably with said
reference chip.
15. Apparatus as recited in claim 8 wherein there is
respectively positioned a first and a second partial light
transmitting, partial light reflective mirror in the path
of each light beam between the respective quarter wave
retardation plates and said first polarizing beamsplitter,
and
viewing means positioned to receive the partially re-
flected light from said first and second partial light
transmitting, partial light reflecting mirrors to per-
mit viewing of said reference and test microelec-
tronic circuits while they are being scanned.
65
